I. INTRODUCTION
Nowadays, the development and application of multilevel inverters (MI) have become more widespread to researchers and power industries especially in high voltage and high power applications as compared to the traditional two-level voltage source inverters. This type of inverter offers better efficiency as the output voltage waveform has a smoother sinusoidal shape and reduction in production costs as smaller rating devices are used, which are crucial in industry. Generally, the output voltage of the multilevel inverter is synthesized from several levels of DC input voltages. At low voltage, a two-level voltage source inverter might be sufficient. However, when it comes to medium voltage (MV) and high voltage (HV) applications, the condition is completely different. One of the compelling features of multilevel inverter is that it provides more than two levels of output voltage with a smoother and less distorted output voltage waveform [1] . Another compelling feature of multilevel inverter is due to its unique structure has allows it to operate at high voltages with low harmonics distortion without the use of power transformer. Since the numbers of output voltage levels have increase, the harmonic contents of the output voltage waveform have also decrease significantly [2, 3] . This multilevel inverter generates a staircase output voltage waveform by increasing the number of output levels and thus the harmonics content on the output is reduced [4] . Since the introduction of multilevel inverter, there has been few topologies presented, such as the Neutral-Point-Clamped (NPC) which also known as diode-clamped [5] , Flying Capacitor (FC) [6] and H-bridge cascaded [7] [8] [9] [10] [11] . As the other two topologies (flying capacitor and H-Bridge) are bulky and need separate DC sources respectively, therefore, the NeutralPoint-Clamped topology has becomes the most widely used topology in motor drive applications [9, 12] . This paper presents a three phase five-level Neutral-PointClamped Multilevel Inverter (NPCMI) development and simulation model using Matlab/Simulink software package. The paper focuses on the calculation and determination of the triggering angle and switching duration for each IGBTs switches with the aim of obtaining the lowest Total Harmonics Distortion (THD) output voltage waveform. This work is a continuation of previously investigated three-level NeutralPoint-Clamped Multilevel Inverter [13] .
II. NEUTRAL-POINT-CLAMPED MULTILEVEL INVERTER
Neutral-Point-Clamped Multilevel Inverter (NPCMI) was first introduced in the early 80's and has been extensively used today in various power applications. It is also known as the Diode-Clamped Multilevel Inverter (DCMI). One of the major advantages of this NPCMI is that when the number of levels is increased; the harmonics content decreased such that the need for filters can be avoided [14] . Other than that, this NPCMI also has the easiest switching control and the protection circuit required is the least compared to the other multilevel inverters. However, the major disadvantages of this NPCMI are difficult to control the real power flow of the individual converter in multilevel converter and excessive clamping diodes are required when the number of levels is high [14] .
This NPCMI is based on the concept of using an array of series connected power electronics switches to limit the power devices voltage stress according to the step level. Power conversion is obtained in a small increment of voltage steps. With a series of DC capacitors connected at the multilevel inverter's DC side, the DC power supply voltage level is divided equally based on the step level. However, one of inherent problem of this series connected DC capacitor is DC capacitor's voltage imbalance occasionally occurs during operation. A NPCMI with m number of levels typically comprises (m-1) capacitors on the DC bus and voltage across each capacitor is V DC /(m-1).
At each phase leg, the forward voltage across each power electronics switches is clamped down by several series connection of clamping diodes between the power electronics switches and the nodes. Clamping diodes are connected in order to block reverse voltage of the DC capacitors. Although the clamping diodes have the same voltage rating as the power electronics switches, much lower current rating is allowable. This means that the clamping diodes may have much lower rms current rating than that of the power electronics switches while having the same voltage rating as that of the power electronics switches. Moreover, the number of switches turning on for selection of any input node voltage are always equal to (m-1) regardless of switching status except during transient dead time.
Recent design goal to reduce the number of components in multilevel inverter has lead researchers to investigate several design improvement. In [15] , a diode-clamped multilevel inverter topology with reduced number of clamping diodes has been presented with the following features [15] :-
• It reduces the excessive number and total devices rating of clamping diodes.
• It reduces the cost of the system, especially when number of M-level is higher.
• The total number of switching device remains same.
• The power rating increase of the switching devices are small compared to power rating reduced in the clamping diodes.
• The traditional control strategy is applicable to the new topology.
III. SIMULATION MODEL AND TRIGGERING SIGNALS
The schematic diagram of a three phase five-level NPCMI is shown in Figure 1 below. Matlab/Simulink R2010a has been used to model this diagram. It consists of 24 IGBTs with antiparallel diodes, 18 clamping diodes and four DC capacitors. The clamping diodes block the reverse voltage of the DC capacitors while the DC capacitors of 2200µF are used to divide the DC power supply voltage into the 4 voltage levels. As, there are 24 IGBTs, 24 triggering signals need to be generated. A 400V DC power supply is connected at the DC side and resistive loads of 10Ω are connected at the AC side. Standard default values obtained from SimPowerSystems toolbox of IGBTs, anti-parallel diodes and clamping diodes are used in this simulation model. The triggering signals for the multilevel inverter are designed to have an operating frequency of 50Hz. However this operating frequency can be change just by modifying the period. Table 1 shows the switching states for the five-level NPCMI. A neutral point is connected at the middle of series connection of DC capacitors. This divides the DC power supply into 2 sections; top and bottom sections. Based on the output voltage profile and the switching states in Table 1 , the triggering angle and duration of each switching were calculated. Figure 2 shows the triggering angle and duration for each level, where level 1 for the outermost top (SW1) and bottom (SW1a) switches, level 2 for SW2 and SW2a, level 3 for SW3 and SW3a, and lastly level 4 for the innermost middle switches, i.e. SW4 and SW4a.
IV. SIMULATION RESULTS AND DISCUSSION
Based on the determined triggering angles and durations, a triggering signals generator is designed where the 24 output signals are connected to respective IGBTs gate terminals. Figure 3 show the triggering signals given at the top part of one phase leg. The same signal pattern is then repeated for the bottom part and also to other phase legs.
The output voltage waveforms and their THDs are recorded and calculated using Matlab/Simulink FFT analysis function. A comparison with other researchers' work of different topologies and switching pattern is tabulated in Table 2 . From the comparison, it is shown that the determined triggering angle and duration give a low THD's output voltage. As the number of level is increased, the THD value can be decreased significantly.
V. CONCLUSION
This paper presents a five-level NPCMI with a reduction in THD values of output voltage waveform as compared to 3-level NPCMI. From the obtained results, it was proved that when a higher level of MI was developed, the THD values lowered as the output waveform approaching a nearly sinusoidal shape. 
